REPORT PP-T-9672-1

UNITED STATES ARMY

CATALOGED BY DUC AS AD No. 409 676


FRANKFORD ARSENAL

THE PROCESSES AND DEVELOPMENT OF TECHNIQUES OF
MINIATURIZED GOLD PLATED THROUGH HOLES
IN PRINTED CIRCUITS

Ъу

ROBERT P. HOGAN and BERNARD STEPANSKI

409 676



MAY 1963

PHILADELPHIA 37, PA.

Qualified requesters may obtain copies of this report from ASTIA. The findings in this report are not to be construed as an official Department of the Army position.

PP-T-9672-1 MAY 1963

U.S. ARMY FRANKFORD ARSENAL PHILAUSLPHIA 37, PENNSYLVANIA

THE PROCESSES AND DEVELOPMENT OF TECHNIQUES OF MINIATURIZED GOLD PLATED THROUGH HOLES IN PRINTED CIRCUITS

Prepared by:

Electronic Engineer

Chief, Proc & Equip Unit

Reviewed by:

Chief, F C Section

Approved by:

Chief, Prod Engr Br

ABSTRACT

This report describes the techniques developed and the procedures used successfully copper, nickel and gold plating small (0.040", 0.031", 0.020" and 0.016") diameter plated through holes utilized as interface (side-to-side) connections in double sided printed circuit boards.

TABLE OF CONTENTS

Section Title

	Page	No.
ABSTRACT	. i	i
INTRODUCTION	• •	1
ROCEDURE	•	2
RESULTS AND DISCUSSION	• •	3
CONCLUSIONS	• •	4
BIBLIOGRAPHY	. 2	3
DISTRIBUTION	2	1.

TN TRODUCTION

In the initial stages of printed circuit manufacturing only one side of the insulator had a conductive pattern. These single sided boards were basic and presented no great difficulty in fabrication but because of geometric and space considerations they were limited in military application. It thus became necessary in the evolutionary chain to utilize both sides of the insulated board for a conductive pattern. This resulted in a printed circuit board that had copper foil on both sides.

Initially, eyelets were used to make the interface (side-to-side) connections on the double sided circuit boards because of their ready accessibility and theorized ability to make positive mechanical contact between the copper conductive patterns. This technique was deemed adequate for the initial double sided circuit boards produced, but fabrication costs increased rapidly and a tendency toward weakening of the structural characteristics of the board itself was noted as circuit configurations became much more complex and the number of holes for side-to-side connections increased in conjunction with pattern complexity.

As with all militarily applicable components, the circuit board was subject to stringent environmental tests. As a result of these tests, a controversy arose as to the eyelet's ability, to successfully expand and contract at the same rate as the conductive pattern. This controversy accelerated the development of sophisticated plating processes which emphasized chemical reduction techniques as a means of depositing a metallic film on plastic.

Initially, metal plating was not stressed in double sided circuit board fabrication because of the problems encountered in metal to plastic deposition. The standard electrolytic copper baths were not acceptable because they could not deposit an adhering metal coat upon the plastic insulator. These electrolytic baths lacked the necessary activating and reducing agents to insure metal adhesion within the interface connecting holes. The problem was solved by the development of techniques which chemically activated the plastic to receive an adhering metallic film on the non-conductive substrate. The activating technique consisted of utilizing a chemical reducing (electroless) process for depositing a very thin layer of conductive copper to prepare the interface connections for the subsequent electrolytic copper plating. This electroless process made the side-to-side connections conductive for subsequent plating operations.

To accommodate standard component leads the .052 inch drilled hole was utilized as the interface connection in developing the initial chemical reduction process for double sided printed circuit boards. With the advent of semiconductor devices (transistors, diodes, rectifiers, etc.) and microminiaturization techniques applicable to military circuit boards it became evident that much smaller side-to-side connections would be required and these connections in turn required the establishment of refined methods for making the small (.040°, .031°, .020°, and .016°) diameter through holes.

In conjunction with the smaller through hole plating techniques, metals other then copper were being requisitioned for military requirements for double sided circuit boards. Nickel and gold were required to give greater film hardness, etch resistance, electrical conductivity, solderability, non-galling of mating contacts, wear and corrosion resistance.

PROCEDURE

The program was conveniently divided into four experiments, one for each size hole. The procedure for each test was identical except for the plating times which were varied. Sixty glass epoxy (GlO) printed circuit boards, copper laminated on both sides, size $3^n \times 2\frac{1}{2^n}$, were cut to size and ten holes were accurately drilled in each board according to the engineering design with the aid of a master template which contained the circuit pattern. The holes were carefully deburred by hand using fine emery cloth. These holes when plated connected the two copper foils. All the plating and accessory baths were made up and brought to operating conditions (See Figure 1, and Charts 1, 3, 5, and 7). It should be emphasized at this point that the plating baths used in the through hole process must be carefully prepared following the make up instructions completely. This is particularly true in preparing the electroless copper and electroless nickel baths. In the electrolytic copper and electrolytic gold plating baths the geometry of the setup is critical and depends upon the design of the circuit being plated. The entire plating process must be rigidly controlled. This rigid control is necessary because variation in the plating thickness could prevent optimum component insertion. With this rigid control, the plating thickness will be duplicated from circuit to circuit.

From the initial to the final step in the boards fabrication process, cleanliness was immensely important. The cut and drilled double sided copper boards were thoroughly scrubbed by hand using a scrub cleaner and were rinsed in running tap water to insure removal of any residue from the laminating process or subsequent handling. It must be noted that it is very important that the copper circuit side of the board be free from fingerprints, oils, or other agents that may reduce the adhesion of the plated coat. This is particularly true in the drilled hole where any contamination may make it difficult to bond the electroless copper to the hole walls. An indication that the copper laminated surface has been properly cleaned is its ability to maintain an unbroken film of water over the entire cleaned surface.

The scrub cleaning operation was followed by depositing electroless copper on the plastic hole walls (See Chart 2 and Figure 2). All of the boards regardless of hole size were immersed in the electroless copper bath for a period of twenty-five (25) minutes. This immersion period theoretically gave a build-up of approximately .000020 inches.

The electroless deposition was immediately followed by a electrolytic copper plating process (See Chart 4 and Figure 3) to increase the thickness and strengthen the electroless copper deposit in the holes. For plating thickness and time (See Chart 9). The copper plated board was then air dried and the holes were visually inspected to detect any obvious defects.

The electroless nickel process was applied to the board (See Chart 6). Each board was immersed in the nickel solution for twenty-five (25) minutes which theoretically gave a build-up of approximately 0.0002 inches. The nickel process is followed by the application of the circuit pattern by the utilization of the silk screen method (See Figure 4). The plated board was placed under the silk screen which had the desired circuit pattern enmeshed upon it, and the black resist material (Meaker Co.) was applied by means of a squeegee and then the board was removed and placed into an oven for fifteen (15) minutes at 250°F for curing.

The silk screening procedure was followed by the electrolytic gold plating process (See Figure 5 and Chart 8). The gold plating was accomplished by using a relatively small amount of current somewhere in the nature of 70 milliamperes per square inch which theoretically yielded a plating thickness of 0.0001 for 15 minutes of plating (See Chart 10.) The black resist material was then removed by soaking the boards into a solution of trichlorethylene for approximately two minutes. The boards were rinsed and air dried and were placed in a spray etching machine where the unwanted metal was etched away with a Ferric Chloride solution in two minutes, thus leaving the gold plated circuit pattern. The ten holes in each board were then checked with an ohmmeter for continuity and recorded (See Figure 6).

From previous experience in this field a few pertinent facts had been accumulated which proved very useful in the current project. Probably the most important knowledge gained was that the initial drilling, deburring, and cleaning operations must be stringently controlled and that so-called short-cuts must be avoided. Strict attention to these initial details proved that the preparation of the surface of the circuit board was probably more important than the actual plating operations, although it is not intended here to minimize the importance of the latter processes. It was observed that the adhesion of the initial electroless copper film on the non-conductive substrate was the prime factor in producing high quality printed circuit boards. To achieve this adhesion the drilled hole must be properly deburred, otherwise the copper deposit will build-up at the sharp ragged edges and form what is commonly called treed deposits which results in very little adherence.

The objective of the work reported herein was to determine the feasibilities and the problems encountered in plating small (0.040", 0.031", 0.020" and 0.016") diameter through holes in double sided printed circuit boards utilizing copper, nickel and gold films with particular emphasis upon the minimal plating times.

RESULTS AND DISCUSSION

The results of the four tests indicate a successful approach and optimum techniques utilized in plating small diameter holes of printed circuit boards. The results substantiate knowledge gained in previous experiments using larger sized holes, namely, that the drilling, deburring, and cleaning procedures are extremely important and that any short-cuts should be avoided.

The electrolytic plating times for both copper (45 minutes) and gold (15 minutes) used on the first twenty (20) boards in Test No. 1 were chosen as the ideal plating times, therefore, they were considered to present the least amount of difficulties which the actual plating later verified. The plating times of the remaining forty (40) boards were decreased in an effort to obtain minimal requirements and the results indicated that regardless of the plating times the circuit boards were all successfully plated.

The following two tests were conducted with the same approach in mind as the first test and the results obtained were essentially the same. It was determined that the plating times of the initial twenty (20) boards in the second test should be reduced to 23 minutes for the copper plating and 8 minutes for the gold plating. These twenty (20) boards were all successfully plated; consequently, the remaining forty (40) boards were plated with a reduction in the plating time and they also were evaluated as being successful.

The results of Test No. 1 were slightly different from the results of the three previous tests. Although the first forty (10) boards were successfully plated, all of the last twenty (20) boards were not. There were two hundred (200) holes to be plated in the last twenty (20) boards and one hundred and seventy (170) holes were successfully plated which is 85 per cent of the holes, but approaching the problem from the more realistic angle, there were only twelve (12) boards of the twenty (20) which were designated satisfactory, which of course, is only 60 per cent. The results of these last twenty (20) boards are not to be considered disappointing, when one considers the plating times used; four (4) minutes for copper plating and two (2) minutes for gold plating. These short plating times would rarely if ever be used in the practical application of producing printed circuits.

CONCLUSIONS

It was determined to be feasible to gold plate through small diametered holes (0.040", 0.031", 0.020", and 0.016") of double sided printed circuit boards.

There were no problems encountered in the plating of printed circuit boards having (0.040*, 0.031*, and 0.020*) diameter holes.

Successful gold plated through holes were and can be achieved on printed circuit boards having 0.016" holes using eight (8) and six (6) minutes copper plating times and four (4) minutes gold plating times.

Printed circuit boards with plated through holes having 0.016" diameter were successfully accomplished for sixty (60) per cent of the boards using plating times of four (4) minutes for copper and two (2) minutes gold. These plating times are unrealistic in practice and would rarely be used.



Figure 1. Making up Plating Baths




Figure 2. Electroless Copper Plating Arrangement



Figure 3. Electrolytic Copper Plating



Figure 4. Applying Circuit Pattern Using a Silk Screen




Figure 5. Gold Plating Arrangement



Figure 6. Checking Boards for Continuity




Figure 7. Printed Circuit Boards Used in Tests. Hole Sizes are, from Left to Right, 0.016", 0.020", 0.031", and 0.040" Diameter

CHART ONE

Electroless Copper Bath Make-Up (Shipley Process)

- 1. Al-Chelate
 1 part concentrate, 15 parts water.
- 2. Cupric Chloride
 Dissolve 3/4 lb. cupric chloride in 2 gals. water, then add 1 gal.
- 3. Hydrochloric Acid
 33% Muriatic Acid
 Add 1 part Muriatic acid to 2 parts water.
- 4. Reagent H CL
 Add 1 part reagent grade hydrochloric acid to 2 parts distilled water.
 (Do not use muriatic acid)
- 5. Catalyst 6F
 Use as supplied. Do not dilute.
- 6. Accelerator 6F
 1 part concentrate, 1 part water.
- 7. Copper Mix #3

 In diluting the copper concentrate the water temperature should be the same as the room temperature.

65°F dilution = 1 part #3A, 5 parts water, 1 part #3B 70°F dilution = 1 part #3A, 6 parts water, 1 part #3B

75°F dilution = 1 part #3A, 7 parts water, 1 part #3B 800F dilution = 1 part #3A, 8 parts water, 1 part #3B

CHART TWO

Electroless Copper Plating Procedure

- 1. Scrub board clean with Shipley Scrub Cleaner #11.
- 2. Water Rinse.
- 3. Al-Chelate clean for three (3) minutes at 180°F.
- 4. Water Rinse.
- 5. Cupric Chloride immersion for three (3) minutes.
- 6. Water Rinse.
- 7. Hydrochloric acid dip for one (1) minute.
- 8. Water Rinse.
- 9. Reagent Hydrochloric acid dip for three (3) minutes.
- 10. Catalyst immersion for five (5) minutes.
- ll. Water Rinse.
- 12. Another Water Rinse.
- 13. Accelerator immersion for five (5) minutes. Can remain in this solution up to sixty minutes without any deleterious effects.
- 14. Water Rinse.
- 15. Electroless Copper Mix immersion for twenty-five (25) minutes.
- 16. Water Rinse.

CHART THREE

Electrolytic Copper Bath Make-Up

Solution Composition: Copper Sulphate Sulphuric Acid

209.2 gms per liter (28 oz. per gal.) 52.3 gms per liter (7 oz. per gal.)

Operating Conditions:
Temperature
Voltage
Current Density

72°F (Room)
1 to 4 Volts
175 milliamps per sq. in. (25 amps per sq. ft.)

CHART FOUR

Electrolytic Copper Plating Procedure

- 1. Al-Chelate clean for one (1) minute at 180°F.
- 2. Water Rinse.
- 3. Immerse in 33% Hydrochloric acid for approximately fifteen (15) seconds.
- 4. Water Rinse.
- 5. Enter Electrolytic Copper Bath with current on for immediate plating.
- 6. Water Rinse.
- 7. Air Dry.

CHART FIVE

Electroless Nickel Bath Make-Up (Enthone Process)

- 1. Dilute one part of Emplate Ni-110A with 61 parts of distilled water by volume.
- 2. Adjust the PH of this solution to 4.0-4.3 (Electrometric) by adding a sodium hydroxide solution containing 0.11 to 0.23 gms./ml of C.P. sodium hydroxide.
- 3. Then add \frac{1}{2} part by volume of Emplate Ni-410B and again adjust the PH to 4.3.

Operating Conditions:

Temperature

PH

Plating Rate

160° - 165°F

և.3

0.3 - 0.4 mils/hr

Activator Bath Make-Up (Enthone Process)

pint of Activator to one gallon of water.

CHART SIX

Electroless Nickel Plating Procedure

- 1. Alkaline Clean for two (2) minutes at 180°F.
- 2. Water Rinse.
- 3. Hydrochloric Acid dip for one (1) minute.
- h. Water Rinse.
- 5. Activator immersion for thirty (30) seconds.
- 6. Water Rinse.
- 7. Electroless Nickel Solution for twenty-five (25) minutes at 165%.
- 8. Water Rinse.
- 9. Air Dry.

CHART SEVEN

Electrolytic Gold Bath Make-Up (Sel-Rex Process)

Autronex electroplating solutions are shipped ready for use.

Operating Conditions:


Agitation

Metallic Gold Content Cathode Current Density HH Specific Density Anodes Temperature 8.2 grams/liter
70 ma/sq. in (Up to 12 amps/sq. ft.)
3.2-4.0 electro-metric
8.00 to 12.00 Baume
Platinum
110°F
Vigorously by Air

CHART EIGHT

Electrolytic Gold Plating Procedure

- 1. Dip in Armonium Persulphate (25% by weight) for approximately fifteen (15) seconds.
- 2. Water Rinse.
- 3. Dip in HCL (3% by weight) for approximately fifteen (15) seconds.
- 4. Water Rinse.
- 5. Enter electrolytic gold plating bath with current on for immediate plating.
- 6. Water Rinse.
- 7. Air Dry.






TABLE I

GOLD PLATED HOLES TEST NO. 1 (0.0LO* DIAMETER)

NOTE: Electroless copper plating and electroless nickel plating were each accomplished in 25 minutes.

Board No.	Electro- lytic Cop- per Plating Time (min.)	Electro- lytic Gold Plating Time (min.)	Ten Plated Thru- Holes (Con- tinuity)	Board No.	Electro- lytic Cop- per Plating Time (min.)	Electro- lytic Gold Plating Time (min.)	Ten Plated Thru- Holes (Con- tinuity)
1	りら	15	Yes	31	23	8	Yes
2	ፍ ፍፍፍፍፍፍፍፍፍ	หนานนานหนานหนานหนานหนาน	Yes	31 32 33 34 35 36 37 38 39	23	Ř	Yes
3	15	īś	Yes	33	23	8	Yes
345678	1ह	15	Yes	34	23 23 23 23 23 23 23	8 8 8 8 8	Yes
5	15	15	Yes	35	23	8	Yes
6	45	15	Yes	36	23	8	Yes
7	15	15	Yes	37	23	8	Yes
8	45	15	Yes] 38	23	8	Yes
9	145	15	Yes		23		Yes
10	145	15	Yes	40	23	8	Yes
11	145	15	Yes	l		4	
12	45	15	Yes	拉	12	6	Yes
13 14 15 16 17	45	15	Yes	142 143 144 145 146 147	12 12 12	6	Yes
14	45	15	Yes	43	12	6	Yes
15	45	15	Yes	44	12	6	Yes
16	45	15	Yes	115	12	6	Yes
17	45	15	Yes	46	12 12 12 12 12 12 12	6	Yes
18	45	15	Yes	47	12	6	Yes
19	45	15	Yes	18	12	6	Yes
20	45	15	Yes	49	12	6	Yes
03		٥	•••	20	12	6	Yes
21	23	8 8 8	Yes	25	12	9	Yes
22	23	0	Yes	25	12	0	Yes
23	23	0	Yes Yes	23	12	0	Yes
23 24 25 26	23	8		24	12	6	Yes
25	23	8	Yes	22	12 12	6	Yes
20 27	23 23 23 23 23 23 23 23 23	g	Yes Yes	4901234567890	12	666666666666666666666666666666666666666	Yes Yes
28	4 <i>)</i>	8 8 8 8	res Yes	54 21	12	6	ies Yes
20 29	22	Ř	Tes	1 50	12	Š	res Yes
30	23	Ř	Yes	66	12	š	res Yes
J U	4)	J	109	. 55	14	U	Tea

TABLE II

COLD PLATED HOLES TEST NO. 2 (0.031" DIAMETER)

NOTE: Electroless comper plating and electroless nickel plating were each accomplished in 25 minutes.

Board No.	Electro- lytic Cop- per Plating Time (min.)	Electro- lytic Gold Plating Time (min.)	Ten Plated Thru- Holes (Con- tinuity)	Board No.	Electro- lytic Cop- per Plating Time (min.)	Electro- lytic Gold Plating Time (min.)	Ten Flated Thru- Holes(Con- tinuity)
1	23	8	Yes	37	12	6	Yes
2	23	8	Yes	32	12	6	Yes
3	23	8 8 8	Yes	33	12	6 6 6	Yes
2345678	23	8	Yes	31 32 33 34 35 36	12	6	Yes
5	23	8	Yes	35	1.2	6	Yes
6	23	8	Yes	36	12	6	Yes
7	23	8	Yes	37	12	6	Yes
8	23	8	Yes	38	12	6	Yes
9	23	8	Yes	39	12	6	Yes
10	23	8	Yes	40	12	6	Yes
11	23	8 8 8	Yes				
12	23	8	Yes	141	8	4	Yes
13 14	23	8	Yes	42	8	4	Yes
14	23	8	Yes	43	8	4	Yes
15	23	8	Yes	1 111	8	4	Yes
16	23	8 8 8 8	Yes	45	888888888	4	Yes
17	23	8	Yes	46	8	ļt	Yes
18	23	8	Yes	47	8	4	Yes
19	23	8	Yes	140	8	<u>ት</u> ት	<u>Y</u> es
20	23	8	Yes	49	8	4	Yes
07			_	1 20	0	1	Yes
21	12	6	Yes	57	0	1	Yes
22	12	0	Yes	74	0	4 1.	Yes
23	12 12	0 4	Yes	1 27.	8 8 8	4	Yes Yes
2Ľ		6	Yes	1 22	R	1.	
23 24 25 26	12 12	6	Yes Yes	1 3%	8	1,	Yes Yes
.27	12	6 6 6 6 6 6 6	Yes	43456789012345678	8 8 8	14 14 14 14 14 14	Yes
28	12	š	Tes	1 58	Ř	1,	Tes
29	12	ŏ	Yes	र्द	8	4	Tes .
30	12	š	Yes	59 60	8	4	Tes .
٥,	46	U	1.00	, 55	J	4	709

TABLE III

COLD PLATED HOLES TEST NO. 3 (0.020" DIAMETER)

NOTE: Electroless copper and electroless mickel plating were each accomplished in 25 minutes.

Board No.	Electro- lytic Cop- per Plating Time (min.)	Electro- lytic Gold Plating Time (min.)	Ten Plated Thru- Holes (Con- tinuity)	Board No.	Electro- lytic Cop- per Plating Time (min.)	Electro- lytic Gold Plating Time (min.)	Ten Plated Thru- Holes (Con- tinuity)
1	12	6	Yes	วา	8	4	Yes
2	12	6	Yes	31 32	Ř	\vec{j}_i	Yes
	12	6	Yes	33	8	Ĭi	Yes
Ĺ	12	6	Yes	33 34	8 8 8	$\vec{1}$	Yes
3 5 6	12	6	Yes	35	8	<u>l</u> i	Yes
6	1 2	6	Yes	36	8	Ĺ	Yes
7.	12	6 6	Yes	37	8	4	Yes
8	12	6	Yes	37 38	8 8 8	4	Ye s
9	12	6	Yes	39 40	8	4	Yes
10	12	6	Yes	140	8	4	Yes
11	12	6	Yes		_		
12	12	66666666666	Yes	1,1	6 6 6 6 6	4	Yes
13 14 15 16	12	6	Yes	78 74 73 73 73	6	4	Yes
14	12	6	Yes	43	6	<u> 4</u>	Yes
15	12	6	Yes	荊	6	4	Yes
16	12	6	Yes	145	6	4	Yes
17	12	6	Yes	46	6	<u> 4</u>	Yes
18	12	6	Yes	47	6	4	Yes
19	12	6	Yes		6	4	Yes
20	12	6	Yes	49	6	Ļ	Yes
	•	•	_	50	6	Ц	Yes
21	8	4	Yes	51	6	4	Yes
22	8	4	Yes	52	6	4	Yes
23 24 25	ğ	4	Yes	23	0	4	Yes
54	0	4	Yes	25	0	4	Yes
25 06	8 8 8 8 8 8 8 8	4 1.	Yes	501234567890	6 6 6 6 6 6 6 6	4 1.	Yes
26	0	4 1.	Yes	20	0	4 1.	Yes
27 28	O Q	4).	Yes	5,	6	4 1.	Yes
20 29	υ Ω	4 1.	Yes	50	6	4 1.	Yes Yes
30	Q Q	4 1.	Yes	رر 40	6	<u>4</u>	
50	Ü	4	Yes	ΦU	O	4	Yes

TABLE IV
GOLD PLATED HOLES TEST NO. 4 (0.016" DIAMETER)

NOTE: Electroless copper plating and electroless nickel plating were each accomplished in 25 minutes.

Board No.	Electro- lytic Cop- per Plating Time (min.)	Electro- lytic Gold Plating Time (min.)	Ten Plated Thru- Holes (Con- tinuity)	Board No•	Electro- lytic Cop- per Plating Time (min.)	Electro- lytic Gold Plating Time (min.)	Ten Plated Thru- Holes (Con- tinuity)
1	8	4	Yes	37	6	h	Yes
2	8	;	Yes	31 32 33 34 35 36 37 38 39 40	ĕ	j.	Yes
2 3 4 5 6 7 8	8	Ĭ.	Yes	33		Ĭ.	Yes
Ĺ	8	Ĭ.	Yes	34	6	Ĺ	Yes
3	8	Ĭ.	Yes	35	6	Ĺ	Yes
6	8	<u>li</u>	Yes	36	6	4	Yes
7	8	Ĺ	Yes	37	6 6 6 6 6	4	Yes
8	8	Ĺ	Yes	38	6	4	Yes
9	8 8	4	Yes	39	6	4	Yes
10	8	4	Yes	40	6	4	Yes
11	8	4	Yes				
12	8	4	Yes	垣	4	2	Yes
13 14 15	8	4	Yes	12 14 14 15 16 17 18 19 19 19 19	4	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Yes
14	8	4	Yes	43	4	2	No, only 7
15	8 8	4	Yes	14	4	2	Yes
16	8	4	Yes	45	4	2	No, only 8
17	8	4	Yes	146	4	2	Yes
18	8	4	Yes	47	4	2	No, only 5
19	8	4	Yes	148	14	2	Yes
20	8	4	Yes	49	4	2	Yes
	_			50	4	2	No, only 6
21	6	4	Yes	J 51	4	2	Yes
22	6	<u> 4</u>	Yes	52	4	2	Yes
23	6	4	Yes	[53	7	2	No, only 6
24	6	4	<u>Y</u> es	1 24	4	2	Yes
25 26	6	4	Yes	22	4	2	Yes
26	6	4	Yes	1 32	4	2	No, andy 7
27	6 6 6 6 6	4	Yes	51 55 55 55 55 55 55 56 60	4 1.	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	Yes
2 8	0	4 1.	Yes	20	<u>4</u>	2	No, only5
29 30	0 4	4	Yes	27	<u>կ</u>	2	No, only 6
∪و	0	4	Yes	&	4	2	Tes

BIBLIOGRAPHY

- 1. Alzua, B., Materials, Methods and Reliability on Printed Wiring Boards, Motorola Inc., Phoenix, Arizona, October 14, 1958.
- 2. Heuring, Harvey, A Reliable Process for Plating Gold on Printed Circuits, Products Finishing, April 1962.
- 3. Prise, Walter J., Printed-Circuit Boards: A Guide to Fabricating Techniques, Electronic Design, November 22, 1961.
- 4. Rode, John J., Printed-Circuit Techniques-Eyeletting vs. Plating, Electronic Equipment Engineering, June 1958.
- 5. Rothschild, B.F., Trouble Shooting Chart for Printed Circuit Plating Processes, Plating, December 1962.
- 6. Shapiro, Harold, Printed Circuits and the Electro-Plating Industry, Plating, June 1957.
- 7. Van Deusen, Werter P., Production of Printed Circuits, Plating, February 1958.
- 8. Warshauer, Bernard, Eliminating the Gold Plating Process in Printed Circuit Boards, Metal Finishing, July 1961.

DISTRIBUTION:

U.S. ARMY

- 1 Headquarters United States Army Materiel Command Attn: AMCRD-DE-W
- 1 Attn: AMCRD-DE-MO
- 2 Commanding Officer
 United States Army
 Materiel Command
 Harry Diamond Laboratory
 Washington 25, D.C.
 Attn: Tech Ref Section
- 2 Commanding Officer Army Rocket & Guided Missile Agency Attn: Technical Library Redstone Arsenal Huntsville, Ala.
- 1 Commanding General U.S. Army Munitions Command Picatinny Arsenal Dover, N.J.

- 1 Commanding Officer U.S. Army Weapons Command Rock Island Arsenal Illinois
- 1 Commanding Officer Watervliet Arsenal Watervliet, N.Y.
- 1 Commanding Officer U.S. Army Electronics ReD Agency Fort Monmouth, N.J.
- 1 Office, Chief of Research & Development Department of the Army Washington 25, D.C.
- 100 Commanding Officer U.S. Army Frankford Arsenal

U.S. AIR FORCE

- 2 Commander Wright - Patterson Air Force Base Ohio
- 1 Commander
 Edwards Air Force Base
 Attn: Technical Library
 Edwards, Calif.

U.S. NAVY

- 2 Chief, Bureau of Naval Weapons Department of the Navy Washington 25, D.C.
- 1 Commander U.S. Naval Ordnance Laboratory White Oaks, Silver Springs, Md.

NATIONAL AERONAUTICS & SPACE ATMINISTRATION

- 1 Director NASA Langley Research Center Langley Field, Va.
- 1 Director
 NASA Goddard Space Flight Center
 Greenbelt, Md.
- 1 Director NASA Marshall Space Flight Center Huntsville, Ala.

OTHER COVERNMENT AGENCIES

10 - Armed Services Technical Information Agency ATT: TIPDR Arlington Hall Station Arlington 12, Va.

UNCLASSIFIED 1. Fire Control Production 2. Finited Circuita, Old Finited Circuita, Old Finited Fire F. F. II. Stepmin E. F. II. Stepmin Cooles from ASTIA UNCLASSIFIED	UNCLASSIFIED 1. Fire Centrol Production Techniques 2. Printed Circuits, Cold Flatin Through Roles I. Hogan, R. P. II. Stenenski, B. WESTER FITTING LIVITATINES Womey Obtain cooles from ASTIA
AD. ACCESSION NO. Pp.T-6672-1 Operation Division, Procurement & Production Group, Frankford Arsenal, Philadelphia 37, Pennsylvants His PROCESSES AND WEVILDWANT OF FORMITIES OF WANGERGEN OOD PALPATH HENDEM HOLES IN PHILIPED OFF. IT'S by Robert P. Nogen and Bernard Sepanshi Report PP-F-6672-1, May 1963, 24 up incl. tables and illustrations This report describes the techniques deviloped and the procedures used in successfully copper, mideal and cold platint small (0,400°, 0,401°, 0,402°, 0,402°, damader plated through holes willised as interface (side- to-aids) connections in double sided printed circuit boards.	AD. Pp-T-9672-1 Operations Division, Procurement & Production Group, Prankford Assensi, Philadalphia 37, Prinsapfantia my Procurement & Production Group, Prankford Assensi, Philadalphia 37, Prinsapfantia my representations of Prinsapfantian Maport Prance Constructions (MCLASTIFT) Report Assentians (MCLASTIFT) Report The procedures used in successfully compet, indeed and the procedures used in successfully compet, indeed and consider the platting small (0.040°, 0.031°, 0.000°, 0.0
UNCLASSIFIED 1. Pire Centrol Production 2. Printed Circuits, Cold Plating Through Holes 1. Hogan, R. P. 11. Stepanski, B. 11. Stepanski, B. UNSTTBIFF WINTATANS; Momes obtain conies from ASTIA	UNCLASSIFIED 1. Pire Control Production 2. Printed Circuits, Gold Plating Through Holes 1. Bogsm, R. P. 11. Stepansit, B. UNSTTEBUTION LIMITATIONS: None; Obtain cordes from ASTIA
AD. AD. ACCESSION NO. PP-1-9672-1 Operations Pression, Procurement & Production Group, Pressiver Arsenal, Filledalphia 37, Penneylvania HTP PROCESSES AND TANGLAMBRICO FOR THAN THE FORD THE STATE OF THE PROCESSES AND TANGLAMBRICOUR HOLES IN STRINGS OFFITTES by Robert P. B. Rogan and Bernard Stepansich Raport PP-1-9672-1, Nay 1963, 28 pp incl tables and Illustrations This report describes the techniques developed and the procedures used in accessfully cooper, include and the procedures used in accessfully cooper, include and dissects plates small (0.040% 0.031% 0.020% and 0.016%) dissects plated through holes utilised as interface (side- to-side) consections in double sided brinted circuit boards.	AD- ACCESSION NO. P-1-6672-1 Gperations Division, Procussent & Production Group, Pressived Arsenal, Philadelphia 37, Pressylvanta HTM PROCESSES AND METALOPHERY OF PRESTICUES OF HTM STRUCTOR FOLD PATPER TRROUGH ROLES IN PRESTIC HTM STRUCTOR FOLD PATPER TRROUGH ROLES IN PRESTIC HTM STRUCTOR OF TRROUGH ROLES IN PRESTIC HTM STRUCTOR TO 1965, 2h pp incl tables and Illustrations This report describes the techniques developed and the precedures used in successfully comper, steins, and the precedures used in successfully comper, steins, and the precedures are in the structure of side- te-ential commercions in double sided brinted circuit beautie.